Low memory issues. Maybe a milestone in firmware
-
It seems that all the functionality inside one core is limiting the hardware.
I think that firmware has two options now:
- Firmware must be less with less debugging info but firmware is an interpreter and carries all cons.
- Firmware must be splitted possibly like:
a. Core. Pin and timer functionality
b. Core + I2C.
c. Core + SPI.
d. Core + I2C + SPI
e. Core + RTC + Lora
f. Core + AllIt is just a suggestion because I do not know the sizes of the above elements.
Hello! It looks like you're interested in this conversation, but you don't have an account yet.
Getting fed up of having to scroll through the same posts each visit? When you register for an account, you'll always come back to exactly where you were before, and choose to be notified of new replies (either via email, or push notification). You'll also be able to save bookmarks and upvote posts to show your appreciation to other community members.
With your input, this post could be even better 💗
Register Login